#  <br> Great Ideas in Computer Architecture 

Sequential Logic,Finite State Machines
Instructor: Nick Riasanovsky

## Nick's Lecture Feedback

- 2 Big Takeaways:
- My lectures are too fast
- Understood and I will go slower from now on
- Cool it with the analogies
- Understood! But with a couple topics you will still see some analogies
- Only ones with a clear and easy to understand relationship
- No more Harry Potter explanations


## Questions

- Pretty seem overall to be satisfied with the number of questions we answer
- We LOVE to answer your questions but this is some of what make lectures have a time crunch
- Going too fast is still a me problem l'll fix
- If you have a question that expands beyond the material in the course please consider using the piazza lecture thread


## Midterm Grades



- Midterm Grades are released on gradescope
- Regrades available after lecture, due by Tues
- You did great, this exam was hard


## Great Idea \#1: Levels of

 Representation \& Interpretation
temp $=\mathrm{v}[\mathrm{k}]$;
$\mathrm{v}[\mathrm{k}]=\mathrm{v}[\mathrm{k}+1]$;
$v[k+1]=$ temp;

| Iw | $\mathrm{t0}, 0(\times 2)$ |
| :--- | :--- |
| lw | $\mathrm{t} 1,4(\times 2)$ |
| sw | $\mathrm{t} 1,0(\times 2)$ |
| sw | $\mathrm{t0}, 4(\times 2)$ |

$$
00001001110001101010111101011000
$$

10101111010110000000100111000110
11000110101011110101100000001001
01011000000010011100011010101111


## Review

- Hardware is made up of transistors and wires
- Building blocks of all higher-level blocks
- Synchronous Digital Systems
- All signals are seen as either 0 or 1
- Consist of two basic types of circuits:
- Combinational Logic (CL)
- AND, OR, XOR
- Use Truth Tables -> Boolean Algebra
- Sequential Logic (SL)


## Converting Combinational Logic

Try all input combinations


Question: What is the MOST simplified Boolean Algebra expression for the following circuit?

(A) $B(A+C)$
(B) $\mathrm{B}+\mathrm{AC}$
(C) $A B+B+C$
(D)

## Question: What is the MOST simplified Boolean Algebra expression for the following circuit?



By distributing the $B C$ into $(B+C)$ we get:
$Q=A B+(B B C+C B C)$
(A) $B(A+C)$

Using the multiplicative idempotent law
again we know that $\mathrm{B}^{*} \mathrm{~B}=\mathrm{B}$ and that
C*C=C so we get:
$Q=A B+(B C+B C)$
Using the additive idempotent law ( $\mathrm{B}+\mathrm{B}$
= B) we get:
$Q=A B+B C$
By factoring out the $B$, we get the final
answer of
$Q=B(A+C)$

## Review

- Hardware is made up of transistors and wires
- Building blocks of all higher-level blocks
- Synchronous Digital Systems
- All signals are seen as either 0 or 1
- Consist of two basic types of circuits:
- Combinational Logic (CL)
- AND, OR, XOR
- Use Truth Tables -> Boolean Algebra
- Sequential Logic (SL)


## Today's Menu

- Sequential Logic (SL)
- Pulse of a Clock controls flow of information
- Allows us to keep state (the basis of memory)
- Understand how to efficiently use our hardware
- Finite State Machines
- Abstract away combinational and sequential logic into functions
- These functions take in a stream of bits, do something with them, and output something deterministic


## Agenda

- Transistors, Switching Networks
- Combinational Logic Representations
- Truth Tables
- Boolean Algebra
- Meet the Staff
- Sequential Logic
- Timing Terminology
- State Elements


## Type of Circuits

- Synchronous Digital Systems consist of two basic types of circuits:
- Combinational Logic (CL)
- Output is a function of the inputs only, not the history of its execution
- e.g. circuits to add A, B (ALUs)
- Sequential Logic (SL)
- Circuits that "remember" or store information
- a.k.a. "State Elements"
- e.g. memory and registers (Registers)


## Hardware Design Hierarchy



Signals and Waveforms: Clocks


- Signals transmitted over wires continuously
- Transmission is effectively instantaneous
- Implies that any wire only contains one value at any given time

Signals and Waveforms


## Signals and Waveforms: Grouping



## Uses for State Elements

- Place to store values for some amount of time:
- Register files (like in RISCV)
- Memory (caches and main memory)
- Help control flow of information between combinational logic blocks
- State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage


## Accumulator Example

An example of why we would need to control the flow of information.


Want: $S=0$;

$$
\begin{gathered}
\text { for } X_{1}, X_{2}, X_{3} \text { over time... } \\
S=S+X_{i}
\end{gathered}
$$

Assume:

- Each $X$ value is applied in succession, one per cycle
- The sum since time 1 (cycle) is present on $S$


## First Try: Does this work?



No!

1) How to control the next iteration of the 'for' loop?
2) How do we say: ‘ $\mathrm{S}=0$ '?

## Second Try: How About This?



## Register Internals



- n instances of a "Flip-Flop"
- Output flips and flops between 0 and 1
- Specifically this is a "D-type Flip-Flop"
- D is "data input", Q is "data output"
- In reality, has 2 outputs ( $Q$ and• $Q$ ), but we only care about 1
- http://en.wikibooks.org/wiki/Practical Electronics/Flip-flops


## Flip-Flop Timing Behavior (1/2)

- Edge-triggered D-type flip-flop
- This one is "positive edge-triggered"

- "On the rising edge of the clock, input d is sampled and transferred to the output. At other times, the input $d$ is ignored and the previously sampled value is retained."
- Example waveforms:



## Flip-Flop Timing Terminology (1/3)

- Camera Analogy: non-blurry digital photo
- Don't move while camera shutter is opening
- Don't move while camera shutter is closing
- Check for blurriness once image appears on the display



## Flip-Flop Timing Terminology (2/3)

- Camera Analogy: Taking a photo
- Setup time: don't move since about to take picture (open camera shutter)
- Hold time: need to hold still after shutter opens until camera shutter closes
- Time to data: time from open shutter until image appears on the output (viewfinder)


## Flip-Flop Timing Terminology (3/3)

- Now applied to hardware:
- Setup Time: how long the input must be stable before the CLK trigger for proper input read
- Hold Time: how long the input must be stable after the CLK trigger for proper input read
- "CLK-to-Q" Delay: how long it takes the output to change, measured from the CLK trigger


## Flip-Flop Timing Behavior



Accumulator Revisited


- reset signal shown
- Also, in practice $X_{i}$ might not arrive to the adder at the same time as $\mathrm{S}_{\mathrm{i}-1}$
- S. temporarily is wrong, but register always captures correct value
- In good circuits, instability never happens around rising edge of CLK
"Undefined" (unknown) signal



## Dealing with Waveform Diagrams

- Easiest to start with CLK on top
- Solve signal by signal, from inputs to outputs
- Can only draw the waveform for a signal if all of its input waveforms are drawn
- When does a signal update?
- A state element updates based on CLK triggers
- A combinational element updates ANY time ANY of its inputs changes


## Review of Timing Terms

- Clock: steady square wave that synchronizes system
- Flip-flop: one bit of state that samples every rising edge of CLK (positive edge-triggered)
- Register: several bits of state that samples on rising edge of CLK (positive edge-triggered); also has RESET
- Setup Time: when input must be stable before CLK trigger
- Hold Time: when input must be stable after CLK trigger
- CLK-to-Q Delay: how long it takes output to change from CLK trigger


## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Model for Synchronous Systems



- Combinational logic blocks separated by registers
- Clock signal connects only to sequential logic elements
- Feedback is optional depending on application
- How do we ensure proper behavior?
- How fast can we run our clock?


## When Can the Input Change?

- When a register input changes shouldn't violate hold time ( $t_{\text {hold }}$ ) or setup time ( $t_{\text {setup }}$ ) constraints within a clock period ( $t_{\text {period }}$ )
- Let $t_{\text {input }}$ be the time it takes for the input of a register to change, measured from the CLK trigger:
- Then we need $t_{\text {hold }} \leq t_{\text {input }} \leq t_{\text {period }}-t_{\text {setup }}$
- Two separate constraints!


## Maximum Clock Frequency

- What is the max frequency of this circuit?
- Limited by how much time needed to get correct Next State to Register ( $t_{\text {setup }}$ constraint)


$$
\begin{aligned}
\text { Max Delay = } & \text { CLK-to-Q Delay } \\
& + \text { CL Delay } \\
& + \text { Setup Time } \\
\text { Min Period }= & \text { Max Delay } \\
\text { Max Freq = } & \text { /Min Period }
\end{aligned}
$$

## The Critical Path

- The critical path is the longest delay between any two registers in a circuit
- The clock period must be longer than this critical path, or the signal will not propagate properly to that next register


Critical Path =
CLK-to-Q Delay

+ CL Delay 1
+ CL Delay 2
+ CL Delay 3
+ Adder Delay
+ Setup Time

Question: Want to run on 1 GHz processor. $\mathrm{t}_{\text {add }}=100 \mathrm{ps} . \mathrm{t}_{\text {mult }}=200 \mathrm{ps} . \mathrm{t}_{\text {setup }}=\mathrm{t}_{\text {hold }}=50 \mathrm{ps}$. What is the maximum $t_{c k-t o-q}$ there can be?

(A) 550 ps
(B) 750 ps
(C) 500 ps
(D) 700 ps

Question: Want to run on 1 GHz processor. $\mathrm{t}_{\text {add }}=100 \mathrm{ps} . \mathrm{t}_{\text {mult }}=200 \mathrm{ps} . \mathrm{t}_{\text {setup }}=\mathrm{t}_{\text {hold }}=50 \mathrm{ps}$. What is the maximum $\mathrm{t}_{\text {clk-to-q }}$ we can use?

(A) 550 ps
(B) 750 ps
(C) 500 ps
(D) 700 ps

Bottom path is critical path:
T_clk-t-q $+100+200+100+50<1000 \mathrm{ps}=1 \mathrm{~ns}$
T_clk-t-q + $450<1000$ ps
T_clk-t-q < 550

## Administrivia

- Homework 2 due tomorrow
- Homework 3 released, due 7/16
- Homework 4 released 7/09, due 7/16
- Proj2-1 due tomorrow
- Project party tomorrow, 4-6p in the Woz
- Proj2-2 will be released tomorrow
- Please don't leave lecture early!
- And please DO NOT enter someone else's discussion while the room is still in use


## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Finite State Machines (FSMs)

- A convenient way to conceptualize computation over time
- Function can be represented with a state transition diagram
- With combinational logic registers, any FSM can be implemented in hardware!



## FSM Overview

- An FSM (in this class) is defined by:
- A set of states S


## (circles)

- An initial state $\mathrm{s}_{0}$ (only arrow not between states)
- A transition function that maps from the current input and current state to the output and the next state (arrows between states)
- State transitions are controlled by the clock:
- On each clock cycle the machine checks the inputs and generates a new state (could be same) and new output


## Example: 3 Ones FSM

- FSM to detect 3 consecutive 1's in the Input


States: S0, S1, S2
Initial State: SO
Transitions of form:
input/output

INPUT $\otimes \sqrt{1 \otimes} 11 \phi \sqrt{1111} \phi \sqrt{1111} \phi \sqrt{111111} \phi$
OUTPUT


## Hardware Implementation of FSM

- Register holds a representation of the FSM's state
- Must assign a unique bit pattern for each state
- Output is present/current state (PS/CS)
- Input is next state (NS)
- Combinational Logic implements transition function (state transitions + output)



CS61C Su18 - Lecture 10

## FSM: Combinational Logic

- Read off transitions into Truth Table!
- Inputs: Current State (CS) and Input (In)
- Outputs: Next State (NS) and Output (Out)


| CS | In | NS | Out |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |

- Implement logic for EACH output ( 2 for NS,$\uparrow \uparrow$ for ${ }^{\uparrow}$ Out)


## Unspecified Output Values (1/2)

- Our FSM has only 3 states
- 2 entries in truth table are undefined/unspecified
- Use symbol ' $X$ ' to mean it can be either a 0 or 1
- Make choice to simplify final expression

| CS | In | NS | Out |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |
| 11 | 0 | $X X$ | $X$ |
| 11 | 1 | $X X$ | $X$ |

## Unspecified Output Values (2/2)

- Let's find expression for $\mathrm{NS}_{1}$
- Recall: 2-bit output is just a 2-bit bus, which is just 2 wires
- Boolean algebra:

| CS | In | NS | Out |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |
| 11 | 0 | $X X$ | $X$ |
| 11 | 1 | $X X$ | $X$ |

$\begin{aligned} &-\mathrm{NS}_{1}=-\mathrm{CS}_{1} \mathrm{CS}_{0} \mathrm{In}+\mathrm{CS} \not \subset S_{0}-\mathrm{ln} \\ &+\mathrm{CS}_{1} \mathrm{CS}_{0} \mathrm{In} \\ & \text { Is neighbor }\end{aligned}$

$$
\begin{aligned}
& -N S_{1}=C S_{0} \ln \left(\mathrm{CS}_{1}+-\mathrm{CS}_{1}\right) \\
& -N S_{1}=C S_{0} \ln
\end{aligned}
$$

## 3 Ones FSM in Hardware

- 2-bit Register needed for state
- CL: $\mathrm{NS}_{1}=\mathrm{CS}_{0} \mathrm{In}, \mathrm{NS}_{0}=-\mathrm{CS}_{1}-\mathrm{CS}_{0} \mathrm{In}$, Out $=\mathrm{CS}_{1} \mathrm{In}$



## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Hardware Design Hierarchy



## Data Multiplexor

- Multiplexor ("MUX") is a selector
- Place one of multiple inputs onto output ( N -to-1)
- Shown below is an n-bit 2-to-1 MUX
- Input S selects between two inputs of $n$ bits each



## Implementing a 1-bit 2-to-1 MUX

- Schematic:

- Boolean Algebra:
$c=\bar{s} a \bar{b}+\bar{s} a b+s \bar{a} b+s a b$

$$
=\bar{s}(a \bar{b}+a b)+s(\bar{a} b+a b)
$$

$$
=\bar{s}(a(\bar{b}+b))+s((\bar{a}+a) b)
$$

$$
=\bar{s}(a(1)+s((1) b)
$$

$$
=\bar{s} a+s b
$$

- Circuit Diagram:


| $\mathbf{s}$ | $\mathbf{a}$ | $\mathbf{b}$ | $\mathbf{c}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
|  |  | Cs61C |  |

## 1-bit 4-to-1 MUX (1/2)

- Schematic: abcd

- Truth Table: How many rows? $2^{6}$
- Boolean Expression:

$$
e=\neg s_{1} \neg s_{0} a+\neg s_{1} s_{0} b+s_{1} \neg s_{0} c+s_{1} s_{0} d
$$

## 1-bit 4-to-1 MUX (2/2)

- Can we leverage what we've previously built?
- Alternative hierarchical approach:



## Subcircuits Example

- Logisim equivalent of procedure or method
- Every project is a hierarchy of subcircuits



## Meet The Staff



## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Arithmetic and Logic Unit (ALU)

- Most processors contain a special logic block called the "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, and bitwise OR
- Schematic: A
when $S=00, R=A+B$
when $S=01, R=A-B$
when $S=10, R=A$ AND $B$
when $S=11, R=A$ OR $B$

Simple ALU Schematic


## Adder/Subtractor Design

1) CL design we've seen before: write out truth table, convert to Boolean, minimize logic, then implement

- How big might truth table and/or Boolean expression get?

2) Break down the problem into smaller pieces that we can cascade or hierarchically layer

- Let's try this approach instead


## Adder/Subtractor: 1-bit LSB Adder



## Adder/Subtractor: 1-bit Adder

| $\begin{array}{r}a_{3} a^{4} \\ +\quad b_{3} b^{\prime} \\ \hline\end{array}$ |  | Possible carry-in $\mathrm{c}_{1}$ | $\mathrm{a}_{i}$ | $\mathrm{b}_{i}$ | $\mathrm{c}_{i}$ | $\mathrm{S}_{i}$ | $\mathrm{c}_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | 0 | 0 | 0 | 0 | 0 |
|  | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | 0 | 0 | 1 | 1 | 0 |
| $\mathrm{S}_{3} \quad \mathrm{~S}_{2}$ | S1 | $\mathrm{S}_{0}$ | 0 | 1 | 0 | 1 | 0 |
|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 0 | 1 | 1 | 0 | 1 |
|  |  |  | 1 | 0 | 0 | 1 | 0 |
| Here defining XOR of many inputs to be 1 when an odd number of inputs are 1 |  |  | 1 | 0 | 1 | 0 | 1 |
|  |  |  | 1 | 1 | 0 | 0 | 1 |
| $\begin{array}{llllll}1 & 1 & 1 & 1 & 1\end{array}$ |  |  |  |  |  |  |  |

## Adder/Subtractor: 1-bit Adder

- Circuit Diagrams:


$$
\begin{aligned}
s_{i} & =\operatorname{XOR}\left(a_{i}, b_{i}, c_{i}\right) \\
c_{i+1} & =\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
\end{aligned}
$$

## N x 1-bit Adders $\rightarrow \mathrm{N}$-bit Adder

- Connect CarryOut ${ }_{i-1}$ to CarryIn ${ }_{\mathrm{i}}$ to chain adders:



## Two's Complement Adder/Subtractor

- Subtraction accomplished by adding negated number: $b_{n-1} a_{n-1}$


## Summary

- Hardware systems are constructed from Stateless Combinational Logic and Stateful "Memory" Logic (registers)
- State registers implemented from Flip-flops


## Summary

- Critical (longest) path constrains clock rate
- Need $t_{\text {hold }} \leq t_{\text {input }} \leq t_{\text {period }}-t_{\text {setup }}$
- Can adjust with extra registers (pipelining)
- Finite State Machines visualize state-based computations
- Can implement systems with Register + CL
- Use MUXes to select among input
- S input bits selects one of $2^{s}$ inputs
- Each input is a bus $n$-bits wide
- Build n-bit adder out of chained 1-bit adders
- Can also do subtraction with additional SUB signal


## BON

You are responsible for the material contained on the following slides, though we may not have enough time to get to them in lecture.
They have been prepared in a way that should be easily readable and the material will be touched upon in the following lecture.

## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Pipelining and Clock Frequency (1/2)

- Clock period limited by propagation delay of adder and shifter
- Add an extra register to reduce the critical path!


Timing:


## Pipelining and Clock Frequency (2/2)



- Reduced critical path $\rightarrow$ allows higher clock freq.
- Extra register $\rightarrow$ extra (shorter) cycle to produce first output


## Pipelining Basics

- By adding more registers, break path into shorter "stages"
- Aim is to reduce critical path
- Signals take an additional clock cycle to propagate through each stage
- New critical path must be calculated
- Affected by placement of new pipelining registers
- Faster clock rate $\rightarrow$ higher throughput (outputs)
- More stages $\rightarrow$ higher startup latency
- Pipelining tends to improve performance
- More on this (application to CPUs) later


## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Detecting Overflow

- Unsigned overflow
- On addition, if carry-out from MSB is 1
- On subtraction, if carry-out from MSB is 0
- This case is a lot harder to see than you might think
- Signed overflow

1) Overflow from adding "large" positive numbers
2) Overflow from adding "large" negative numbers

## Signed Overflow Examples (4-bit)

- Overflow from two positive numbers:
- 0111 + 0111, $0111+0001,0100+0100$.
- Carry-out from the $2^{\text {nd }}$ MSB (but not MSB)
- pos + pos $\neq$ neg
- Overflow from two negative numbers:
- $1000+1000,1000+1111,1011+1011$.
- Carry-out from the MSB (but not $2^{\text {nd }}$ MSB)
- neg + neg $\neq$ pos
- Expression for signed overflow: $\mathrm{C}_{\mathrm{n}} \times O R \mathrm{C}_{\mathrm{n}-1}$


## Agenda

- Critical Path and Clock Frequency
- Administrivia
- Finite State Machines
- Multiplexers
- ALU Design
- Adder/Subtracter
- Bonus:
- Pipelining intro
- Handling overflow
- Logisim Introduction


## Logisim

- Open-source (i.e. free!) "graphical tool for designing and simulating logic circuits"
- Runs on Java on any computer
- Download to your home computer via class login or the Logisim website (we are using version 2.7.1)
- No programming involved
- Unlike Verilog, which is a hardware description language (HDL)
- Click and drag; still has its share of annoying quirks



## Gates in Logisim



| Facing | East |
| :--- | :--- |
| Data Bits | 1 |
| Gate Size | Medium |
| Number Of Inputs | 5 |
| Output Value | $0 / 1$ |
| Label | Medium |
| Label Font | SansSerif Plain 12 |
| Negate 1 (Top) | No |
| Negate 2 | No |
| Negate 3 | No |
| Negate 4 | No |
| Negate 5 (Bottom) | No |

$\longleftarrow$ bus width $n$
$\longleftarrow$ \# inputs
$\longleftarrow$ labeling not necessary,
$\quad$ but can help


## Registers in Logisim

- Flip-flops and Registers in "Memory" folder
- 8-bit accumulator:



## Wires in Logisim

- Click and drag on existing port or wire
- Color schemes:
- Gray: unconnected
- Dark Green: low signal (0)

- Light Green: high signal (1) clock $\sqrt{ } \quad \sqrt{2}$-bit output
- Red: error 3-bit Input 100
- Blue: undetermined signal
- Orange: incompatible widths
"Splitter" used to adjust bus widths
- Tunnels: all tunnels with same label are connected



## Common Mistakes in Logisim

- Connecting wires together
- Crossing wires vs. connected wires
- Losing track of which input is which
- Mis-wiring a block (e.g. CLK to Enable)
- Grabbing wrong wires off of splitter
- Errors:

1) wire whose value
depends on itself

2) completely.
unconnected gate
3) propagated through some gates

4) conflicting signals

