

Practical Design of Buck Converter

Dr. Taufik
Associate Professor
Electrical Engineering Department
California Polytechnic State University, USA

taufik@calpoly.edu
<http://www.ee.calpoly.edu/faculty/taufik>




Tutorial Outline

- Brief Review of DC-DC Converter
- Design Equations
- Loss Considerations
- Layout Considerations
- Efficiency Improvement
- Synchronous Buck
- Resonant Buck
- PWM Controller
- Multiphase

Review: DC-DC Converter Basics


- A circuit employing switching network that converts a DC voltage at one level to another DC voltage
- Two basic topologies:
 - Non-Isolated
 - Buck, Boost, Buck-Boost, Cuk, SEPIC
 - Isolated
 - Push-pull, Forward, Flyback, Half-Bridge, Full-Bridge

Review: DC-DC Converter Basics



- When ON: The output voltage is the same as the input voltage and the voltage across the switch is 0.
- When OFF: The output voltage is zero and there is no current through the switch.
- Ideally, the Power Loss is zero since output power = input power
- Periodic opening and closing of the switch results in pulse output

Review: DC-DC Converter Basics




$$\bar{V}_0 = \frac{1}{T} \int_0^T v_o(t) dt = \frac{1}{T} \int_0^{DT} V_i dt = V_i D$$


$$Duty\ cycle = D = t_{on} f_s = \frac{t_{on}}{T}$$

- Duty Cycle range: $0 < D < 1$
- Two ways to vary the average output voltage:
 - Pulse Width Modulation (PWM), where ton is varied while the overall switching period T is kept constant
 - Pulse Frequency Modulation (PFM), where ton is kept constant while the switching period T is varied


Review: DC-DC Converter Basics




Review: DC-DC Converter Basics



Review: DC-DC Converter Basics




Review: DC-DC Converter Basics




What is Buck Converter?

- A dc-dc converter circuit that steps down a dc voltage at its input
- Non-isolated hence ideal for board-level circuitry where local conversion is needed
 - Cell-phones, PDAs, fax machines, copiers, scanners, computers, anywhere when there is the need to convert DC from one level (battery) to other levels
- Widely used in low voltage low power applications
- Synchronous version and resonant derivatives provide improved converter's efficiency
- Multiphase version supports low voltage high current applications



The Basic Topology




- Two types of Conduction Modes
 - Continuous Conduction Mode (CCM)
 - where Inductor current remains positive throughout the switching period
 - Discontinuous Conduction Mode (DCM)
 - where Inductor current remains zero for some time in the switching period



The Basic Topology




Steady State Analysis of CCM Buck: Transfer Function



- Inductor is the main storage element
- Transfer function may be derived from Volt Second Balance:
 - Average Voltage across Inductor is Zero in steady state
 - Inductor looks like a short to a DC


$$\overline{V}_L = V_{L_{on}} t_{on} + V_{L_{off}} t_{off} = 0$$

CCM Buck: Transfer Function



- When the switch is **closed** or **ON**
 - Diode is reverse biased since
 - Cathode (at Positive of Input) more positive than Anode (at 0 volt)
 - Voltage across inductor:
$$V_{Lon} = V_s - V_o$$
 - Recall that: $D = t_{on}/T$
 - Then, duration of *on time*, t_{on} :
$$t_{on} = DT$$

CCM Buck: Transfer Function




- When the switch is **OPEN** or **OFF**
 - Inductor discharges causing its voltage to reverse polarity
 - Diode conducts since
 - Anode (0 volt) is more positive than the Cathode (at some negative voltage)
 - Voltage across inductor:
 - Recall that: $t_{off} = T - t_{on} = T - DT \rightarrow$
- $$V_{Loff} = -V_o$$
- $$t_{off} = (1 - D)T$$

CCM Buck: Transfer Function


$$V_{L_{on}} t_{on} + V_{L_{off}} t_{off} = 0$$
$$(V_s - V_o) DT + (-V_o)(1-D)T = 0$$
$$V_s D - V_o D - V_o + V_o D = 0$$
$$V_o = DV_s$$

- Average output voltage is LESS than Input Voltage

CCM Buck: Sizing Components



CCM Buck: Inductor Current





- When switch is ON, Inductor is charging:

$$v_L = V_S - V_O = L \frac{di_L}{dt}$$

$$\frac{di_L}{dt} = \frac{V_S - V_O}{L} = \oplus$$

$$\Delta i_{L_{on}} = \frac{V_S - V_O}{L} \Delta t_{on}$$

$$\Delta i_{L_{on}} = \frac{V_S - V_O}{L} DT$$




CCM Buck: Inductor Current

- When switch is OFF, Inductor is *discharging*:



$$v_L = -V_O = L \frac{di_L}{dt}$$

$$\frac{di_L}{dt} = \frac{-V_O}{L}$$




$$\Delta i_{Loff} = \frac{-V_O}{L} \Delta t_{off}$$

$$\Delta i_{Loff} = \frac{-V_O}{L} (1-D) T$$



CCM Buck: Inductor Current




- We can then determine I_{Lmin} and I_{Lmax}

$$I_{Lmin} = \bar{I}_L - \frac{|\Delta i_L|}{2} = \frac{V_o}{R} - \frac{1}{2} \left[\frac{V_o}{L} (1-D) T \right] = V_o \left[\frac{1}{R} - \frac{(1-D)}{2Lf} \right]$$


$$I_{Lmax} = \bar{I}_L + \frac{|\Delta i_L|}{2} = \frac{V_o}{R} + \frac{1}{2} \left[\frac{V_o}{L} (1-D) T \right] = V_o \left[\frac{1}{R} + \frac{(1-D)}{2Lf} \right]$$

Sizing Inductor: Critical Inductance




- I_{Lmin} is used to determine the Critical Inductance (Minimum Inductance value at which the inductor current reaches Boundary Conduction Mode)
- Any inductance lower than critical inductance will cause the buck to operate in Discontinuous Conduction Mode
- Requirement is set either by means of maximum Δi_L or by specifying the minimum percentage load where converter still maintains CCM
- Set $I_{Lmin} = 0$, then solve for $L = L_C$, then choose $L > 1.05 * L_C$

$$I_{Lmin} = 0 = \overline{I_L} - \frac{|\Delta i_L|}{2} = V_0 \left[\frac{1}{R_{max}} - \frac{(1-D)}{2L_C f} \right]$$



$$L_C = \frac{(1-D_{max})R_{max}}{2f}$$

Sizing Inductor: Critical Inductance


$$L_C = \frac{(1 - D_{\max}) R_{\max}}{2f}$$


Calculated at Minimum Input Voltage

- Switching frequency normally chosen by the designer
- The higher the switching frequency, the smaller the required critical inductance, i.e. beneficial for reducing size of Buck

- Calculated at Minimum Output Current = $R_{\max} = V_o / I_{o\min}$
- $I_{o\min}$ is either given as percentage of load to maintain CCM, e.g. 10% load with CCM
- Or, $I_{o\min}$ is calculated as specified by maximum ΔI_L , such that $I_{o\min} = \Delta I_L / 2$

Sizing Inductor: Peak Current





- I_{Lmax} is used to determine peak current rating of Inductor
- Worst case maximum inductor current occurs at maximum load → Maximum output power rating per specified required output voltage

$$I_{Lmax} = \overline{I}_L + \frac{|\Delta i_L|}{2} = V_0 \left[\frac{1}{R_{min}} + \frac{(1-D_{min})}{2Lf} \right]$$

Calculated from Highest Input Voltage


Chosen inductance value as discussed previously

Sizing Switch: Voltage Rating




- With ideal diode, the $V_{\text{switch-max}} = V_{\text{inmax}}$
- For non-ideal diode, $V_{\text{switch-max}} = V_{\text{inmax}} + V_F$ where V_F is the maximum forward drop across the diode (calculated at maximum load current)
- Use safety factor of at least 20%
- For MOSFET, the rating would be V_{DSmax}

Sizing Switch: Current Rating




- Switch current rating is calculated based on average value
- Draw switch current waveform and then compute the average value
- By KCL, Inductor Current = Switch Current + Diode Current
- During t_{ON} , Inductor current equals switch current
- During t_{OFF} , Inductor current equals diode current

Switch Current Waveform



Switch Current Waveform for Current Rating



$$\overline{I_{Switch}} = \frac{(i_{Lmin} + i_{Lmax}) \cdot t_{on}}{2 \cdot T}$$

$$\overline{I_{Switch}} = \frac{([i_{Lmax} - \Delta i_L] + i_{Lmax}) \cdot DT}{2 \cdot T} = \frac{(2i_{Lmax} - \Delta i_L) \cdot D}{2}$$

$$\overline{I_{Switch}} = \left(i_{Lmax} - \frac{\Delta i_L}{2} \right) D = \overline{I_L} \cdot D = \overline{I_o} \cdot D$$

$$\overline{I_{Switch-max}} > \overline{I_o-max} \cdot D_{max}$$

MOSFET Rating Example

14A, 500V, 0.400 Ohm, N-Channel Power MOSFET


This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly developmental type TA17435.

Features

- 14A, 500V
- $r_{DS(ON)} = 0.400\Omega$
- ~~Single Pulse~~ Avalanche Energy Rated
- SOA is Power Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Related Literature
 - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"


Sizing Diode (Schottky): Voltage Rating



- Known as PIV (Peak Inverse Voltage) or V_{RRM} is the maximum voltage across the diode
- With ideal switch, the $V_{RRM} = V_{inmax}$
- For non-ideal diode, $V_{RRM} = V_{inmax} + V_{sw}$ where V_{sw} is the maximum forward drop across the switch (calculated at maximum load current)
- Allow at least > 20% safety factor

Sizing Diode (Schottky): Current Rating

- Same approach as that for the switch current



$$\overline{I}_F = \frac{(i_{L\min} + i_{L\max}) \cdot t_{\text{off}}}{2 \cdot T}$$

$$\overline{I}_F = \frac{([i_{L\max} - \Delta i_L] + i_{L\max}) \cdot (1 - D) T}{2 \cdot T} = \frac{(2i_{L\max} - \Delta i_L) \cdot (1 - D)}{2}$$

$$\overline{I}_F = \overline{I}_L \cdot (1 - D) = \overline{I}_o \cdot (1 - D)$$

$$\overline{I}_F > \overline{I}_{o\max} \cdot (1 - D_{\min})$$

Schottky Diode Rating Example

SCHOTTKY RECTIFIER

2 Amp



Major Ratings and Characteristics


Characteristics		Units
$I_{F(AV)}$ Rectangular waveform	2.0	A
V_{RRM}	45	V
I_{FSM} @ $t_p = 5 \mu s$ sine	390	A
V_F @ 1 Apk, $T_J = 125^\circ C$ (per leg)	0.50	V
T_J range	-55 to 150	$^\circ C$

Description/Features

The surface mount Schottky rectifier series has been designed for applications requiring very low forward drop and very small foot prints. Typical applications are in portables, switching power supplies, converters, automotive system, free-wheeling diodes, battery charging, and reverse battery protection.


- Small footprint, surface mountable
- Low profile
- Very low forward voltage drop
- High frequency operation
- Guard ring for enhanced ruggedness and long term reliability
- Common cathode

Sizing Output Capacitor: Voltage Rating




- Capacitor Voltage should withstand the maximum output voltage
 - Ideally: $V_{\text{cmax}} = V_o + \Delta V_o/2$
 - More realistic: Capacitor has ESR (Equivalent Series Resistance) which worsens ΔV_o
 - Output voltage ripple contributed by ESR is $(\text{ESR} * \Delta I_L)$
 - Suppressing ripple contribution from ESR
 - Reduce ESR (Paralleling Caps, Low ESR Caps)
 - Reduce ΔI_L by increasing L or increasing switching frequency


Sizing Output Capacitor: Minimum Capacitance



- The AC component (ripple) of inductor current flows through the capacitor, leaving the average current flowing through the load
- Capacitor current waveform will look like:



Sizing Output Capacitor: Minimum Capacitance




$$q = Area \cdot \Delta = \frac{1}{2} \left(\frac{T}{2} \right) \left(\frac{\Delta i_L}{2} \right) = \frac{\Delta i_L}{8f} = \frac{V_o(1-D)T}{8f} = \frac{(1-D)V_o}{8Lf^2}$$

$$q = C \cdot \Delta V_o \Rightarrow C = \frac{q}{\Delta V_o} = \frac{(1-D)V_o}{8Lf^2 \Delta V_o} = \frac{(1-D)}{8Lf^2 (\Delta V_o/V_o)}$$

$$C = \frac{(1-D)_{\min}}{8Lf^2 (\Delta V_o/V_o)}$$

Percent V_{opp}


Sizing Output Capacitor: RMS Current Rating



$$i_{Crms} = \frac{i_{Cpk}}{\sqrt{3}} = \frac{\Delta i_L / 2}{\sqrt{3}} = \frac{(1-D)V_o}{2\sqrt{3}Lf}$$


$$i_{Crms} = \frac{(1-D_{min})V_o}{2\sqrt{3}Lf}$$

Sizing Input Capacitor: Voltage Rating



- Capacitor Voltage should withstand the maximum input voltage
 - Ideally: $V_{cmax} = V_{inmax}$
 - More realistic: Capacitor has ESR (Equivalent Series Resistance) contributes to capacitor loss
 - Minimizing loss contribution from ESR
 - Reduce ESR (Paralleling Caps, Low ESR Caps)

Sizing Input Capacitor: Minimum Capacitance




$$q = Area \cdot \square = t_{off} \cdot D \cdot I_o = (1-D)T \cdot D \cdot I_o = \frac{(1-D) \cdot D \cdot I_o}{f}$$

$$q = C \cdot \Delta V_{in} \Rightarrow C = \frac{q}{\Delta V_{in}} = \frac{f}{\Delta V_{in}} = \frac{(1-D) \cdot D \cdot I_o}{f \Delta V_{in}}$$

$$C = \frac{(1-D) \cdot D \cdot I_{Omax}}{f \Delta V_{in}}$$


Sizing Input Capacitor: RMS Current Rating



$$I_{Crms} = \sqrt{(I_{Switch-rms})^2 - (I_{switch-avg})^2}$$

$$I_{Crms} = \sqrt{\left(I_o \sqrt{D} \sqrt{\left(1 + \left[\frac{\Delta i_L}{2 \cdot I_o} \right]} \right)^2} - (D \cdot I_o)^2 \right)}$$

To Summarize



Simple Buck Design: 12V to 2.5V 1A

Given: $V_s := 12V$ $V_o := 2.5V$ $I_{o\max} := 1A$
 $I_{occm} := 0.1A$ $\%V_o := 1\%$ $f := 50kHz$

Solution:

$$D := \frac{V_o}{V_s} \quad D = 0.208$$

Inductor:

$$L_{crit} := \frac{(1-D) \cdot V_o}{2 \cdot f \cdot I_{occm}} \quad L_{crit} = 1.979 \times 10^{-4} H$$

Choose: $L := 200 \cdot 10^{-6} H$

$$I_{L\max} := I_{o\max} + \frac{(1-D) \cdot V_o}{2 \cdot L \cdot f} \quad I_{L\max} = 1.099 A$$

$$\Delta I_L := \frac{(1-D) \cdot V_o}{L \cdot f} \quad \Delta I_L = 0.198 A$$

Simple Buck Design: 12V to 2.5V 1A

MOSFET:

$$V_{ds} := V_s$$

$$V_{ds} = 12 \text{ V}$$

$$I_d := D \cdot I_{o\max}$$

$$I_d = 0.208 \text{ A}$$

Diode:

$$V_{rrm} := V_s$$

$$V_{rrm} = 12 \text{ V}$$

$$I_f := (1 - D) \cdot I_{o\max}$$

$$I_f = 0.792 \text{ A}$$

Capacitor:

$$V_{c\max} := V_o + \frac{\%V_o \cdot V_o}{2}$$

$$V_{c\max} = 2.513 \text{ V}$$

$$C := \frac{(1 - D)}{8 \cdot L \cdot f^2} \cdot \frac{1}{\%V_o}$$



$$C = 1.979 \times 10^{-5} \text{ F}$$

Choose $C_o := 50 \cdot 10^{-6} \text{ F}$




$$\%V_o := \frac{(1 - D)}{8 \cdot L \cdot f^2 \cdot C_o}$$

$$\%V_o = 0.396 \%$$

Simple Buck Design: 12V to 2.5V 1A



Simple Buck Design: 12V to 2.5V 1A





Non-ideal Buck: Loss Considerations

- When efficiency estimation is required in the design, losses in Buck circuit should be considered
- Several major losses to consider:
 - Static loss of MOSFET
 - Switching loss of MOSFET
 - MOSFET Gate Drive Losses
 - Static loss of diode
 - Switching loss of diode
 - Inductor's copper loss
 - Capacitor's ESR loss


Static Loss of MOSFET

- With MOSFET, its on resistance R_{Dson} directly impacts the static loss
- R_{Dson} depends on applied gate voltage and MOSFET's junction temperature



Static Loss of MOSFET

- Recall, switch current:




- Static loss for MOSFET with $R_{D\text{Son}}$:

$$P_{\text{static}} = I_{\text{switch-rms}}^2 \cdot R_{D\text{Son}}$$


$$P_{\text{static}} = \left(I_o \sqrt{D} \sqrt{\left(1 + \left[\frac{\Delta i_L}{2 \cdot I_o} \right]^2 \right)} \right)^2 \cdot R_{D\text{Son}}$$

Switching Loss of MOSFET

- The switching loss depends on how the voltage and current overlaps
- May be approximated with a scenario where voltage and current start moving simultaneously and reach their endpoints
- The overlap causes power loss ($V \times I$)
- Will assume to occur both at turn-on and turn-off transitions



Switching Loss of MOSFET



$$P(t_{on}) = \frac{I_o V_{in} t_{on}}{6T} \quad P(t_{off}) = \frac{I_o V_{in} t_{off}}{6T}$$

$$P_{switching} = P(t_{on}) + P(t_{off}) = \frac{I_o V_{in} t_{on}}{6T} + \frac{I_o V_{in} t_{off}}{6T}$$

$$P_{switching} = \frac{I_o V_{in}}{6T} (t_{on} + t_{off})$$

Switching Loss of MOSFET & Gate Drive Loss

- When MOSFET is off, its output capacitance C_{oss} is being charged → translates to loss

$$P_{C_{oss}} = \frac{1}{2} C_{oss} V_{in}^2 f$$

- Gate drive loss comes from the total gate charge Q_{gate} and the gate drive voltage V_{gate} used


$$P_{gate} = \frac{1}{2} Q_{gate} V_{gate} f$$

Static Loss of Diode: Forward Loss

- Losses that occur during diode's fully on (forward loss) and fully off (reverse loss) conditions
- Forward loss come from the product of diode's forward voltage (V_F) and forward current (I_F), in addition to the rms loss due to diode dynamic resistance, r_d

$$P_{forward} = V_f \cdot \overline{I_f} + \widetilde{I_f}^2 \cdot r_d$$

Static Loss of Diode: Forward Loss



From datasheet

$$P_{forward} = V_f \cdot \overline{I_f} + \widetilde{I_f}^2 \cdot r_d$$

$$\overline{I_f} = (1-D) \cdot \overline{I_o}$$

$$\widetilde{I_f} = \sqrt{\frac{(1-D)}{3}} [I_{max}^2 + I_{min}^2 + I_{max} \cdot I_{min}]$$

Static Loss of Diode: Reverse Loss

- Loss occurs when the diode is in the fully off or non-conducting condition

$$P_{reverse} = V_r \cdot I_r \cdot (1 - D)$$





Figure 2. Typical Reverse Current Per Diode

Switching Loss of Diode: Turn On Loss



- The switching behavior at turn-on is characterized by a low value of peak forward voltage (V_{FP}) and forward recovery time (t_{fr})



$$P_{ON} = 0.4 \cdot (V_{FP} - V_f) \cdot t_{fr} \cdot I_f \cdot f$$

Switching Loss of Diode: Turn On Loss


- Both V_{FP} and t_{fr} are normally plotted against $dI_d(t)/dt$ in the datasheet, whereas $dI_d(t)/dt$ itself is also available in the datasheet for a given set of conditions



Symbol	Parameter	Test conditions	Min	Typ	Max	Unit
t_{fr}	Forward recovery time	$T_j = 25^\circ\text{C}$ $I_F = 8\text{ A}$, $dI_F/dt = 64\text{ A}/\mu\text{s}$ measured at, $1.1 \times V_{Fmax}$			500	ns
V_{FP}	Peak forward voltage	$T_j = 25^\circ\text{C}$ $I_F = 8\text{ A}$, $dI_F/dt = 64\text{ A}/\mu\text{s}$			10	V

Switching Loss of Diode: Turn Off Loss

- Turn-off loss constitutes appreciable switching losses due to the overlapping of diode voltage and current at turn-off with its associated reverse-recovery time



$$t_{rra} = I_{rrm} / \left(\frac{dI_d}{dt} \right)_{t_{1(rr)}} \cdot I_{d0}$$


$$t_{rrb} = 1.11 \cdot (t_{rr} - t_{rra})$$

$$[t_{2rr}, t_{3rr}] = k_{rr} \cdot t_{rrb}$$

$$P_{off} = 0.5V_{ds} I_{d0} \left(\frac{I_{d0}}{I_{rrm} t_{rra}} + 0.033V_{d0} I_{rrm} t_{rra} + V_{d0} I_{rrm} (0.467 - 0.433k_{rr} + 0.15k_{rr}^2) t_{rrb} \right)$$

Inductor's Copper Loss

- Inductor's winding is made of copper and hence inherently it will have resistive loss



- With inductor's dc resistance of R_L and inductor's rms current, the copper loss of inductor is:

$$P_L = \tilde{I}_L^2 R_L$$
$$\tilde{I}_L = I \sqrt{1 + \frac{1}{3} \left(\frac{\Delta i_L}{2I} \right)^2}$$

Inductor's Core Loss

- Factors affecting core loss: switching frequency F , temperature, flux swing B
- General form:

Core Loss = Core Loss/Unit Volume x Volume


Where,

$$\text{Core Loss/Unit} = k_1 \times B^{k_2} \times F^{k_3}$$

- Constants k_1 , k_2 , and k_3 are normally provided by the core manufacturers

Capacitor's ESR Loss

- Real world capacitors possess ESR (Equivalent Series Resistance)
- ESR can be measured with, for example, Capacitor Wizard



- Loss due to Capacitor's ESR is: $P_{ESR} = \tilde{I}_C^2 ESR$

$$\tilde{I}_C = \frac{\Delta i_L}{2\sqrt{3}}$$

Buck Design With Losses

Buck Design with Losses

Taufik

Maximum Output Power:

$$P_{\text{omax}} := 120\text{W}$$

$$\mu \equiv 1 \cdot 10^{-6}$$

Nominal Output Voltage:

$$V_{\text{onom}} := 12\text{V}$$

$$m \equiv 1 \cdot 10^{-3}$$

Nominal Input Voltage:

$$V_{\text{inom}} := 24\text{V}$$

Switching Frequency:

$$F_s := 250\text{kHz}$$

Minimum Percent CCM:

$$I_{\text{ccm}} := 10\%$$

Maximum Ripple Percentage:

$$V_{\text{opp}} := 2\%$$

Design Calculations and Sizing Components:

Nominal Duty Cycle:

$$D := \frac{V_{\text{onom}}}{V_{\text{inom}}} = 0.5$$

Critical Inductance:

$$L_c := \frac{(1 - D) \cdot \left(\frac{V_{\text{onom}}^2}{I_{\text{ccm}} \cdot P_{\text{omax}}} \right)}{2 \cdot F_s} = 12.000\text{H} \cdot \mu$$

Choose $L > L_c$

$$L_o := 200\mu\text{H}$$

with assumed DC resistance of: $R_{L_o} := 100\text{m}\Omega$

Peak Inductor Current:

$$I_{L_{\text{opk}}} := V_{\text{onom}} \cdot \left[\frac{1}{V_{\text{onom}}^2} + \frac{(1 - D)}{2 \cdot L_o \cdot F_s} \right] \frac{P_{\text{omax}}}{P_{\text{omax}}} = 10.06\text{A}$$

Switch Voltage:

$$V_{\text{swmax}} := V_{\text{inom}} = 24\text{V}$$

Switch Current:

$$I_d := D \cdot \frac{P_{\text{omax}}}{V_{\text{onom}}} = 5\text{A}$$

Choose MOSFET IRF7471 40V 10A Rdsn 13mΩ

Diode Vrrm:

$$V_{rrm} := V_{inom} = 24V$$

Diode Forward Current:

$$I_f := (1 - D) \cdot \frac{P_{omax}}{V_{onom}} = 5A$$

Choose MBR3040

Capacitor Voltage Rating:

$$V_{cap} := V_{onom} + \left(\frac{V_{opp} \cdot V_{onom}}{2} \right) = 12.12V$$

Capacitance:

$$C_o := \frac{(1 - D)}{8 \cdot L_o \cdot F_s^2 \cdot V_{opp}} = 250 \times 10^{-3} F \cdot \mu$$

RMS Current Rating:

$$I_{cprms} := \frac{(1 - D) \cdot V_{onom}}{2\sqrt{3} \cdot L_o \cdot F_s} = 0.035A$$

Choose a 25V 50uF capacitor

Power Loss Calculations

MOSFET Loss Calculations:

$$R_{dson} := 13m\Omega \quad n := 0..11$$

Load_n :=

0.01
5
10
20
30
40
50
60
70
80
90
100

Output Current Array:

$$I_{o_n} := \left(\frac{\text{Load}_n \cdot P_{omax}}{100 \cdot V_{onom}} \right)$$

Static Loss:

$$I_{drms_n} := I_{o_n} \cdot \sqrt{D} \cdot \sqrt{1 + I_{ccm}}$$

$$P_{mos1_n} := \left(I_{o_n} \cdot \sqrt{D} \cdot \sqrt{1 + I_{ccm}} \right)^2 R_{dson}$$

Switching Loss: ton1 := 12ns toff1 := 15ns Coss := 700pF Qg := 2lnC

$$P_{mos2_n} := \frac{I_o \cdot V_{inom}(ton1 + toff1) \cdot F_s}{6} \quad V_g := 12V$$

$$P_{coss} := \frac{1}{2} \cdot C_{oss} \cdot V_{inom}^2 \cdot F_s = 0.05W \quad P_{gate} := \frac{1}{2} \cdot Q_g \cdot V_g \cdot F_s = 0.032W$$

$$P_{mostot_n} := P_{mos1_n} + P_{mos2_n} + P_{coss} + P_{gate}$$

Diode Loss Calculations

$$I_{favg_n} := I_o \cdot (1 - D)$$

From Diode Datasheet:

$$\text{Dynamic Resistance:} \quad R_d := \frac{0.62V - 0.4V}{4A - 0.5A} = 0.063\Omega$$

$$\text{Peak to peak Inductor Current} \quad \Delta I_L := \frac{V_{onom} \cdot (1 - D)}{L_o \cdot F_s} = 0.12A$$

$$I_{frms_n} := \sqrt{\frac{(1 - D)}{3} \cdot \left[\left(I_o + \frac{\Delta I_L}{2} \right)^2 + \left(I_o - \frac{\Delta I_L}{2} \right)^2 \right] + \left(I_o - \frac{\Delta I_L}{2} \right) \cdot \left(I_o + \frac{\Delta I_L}{2} \right)}$$

$$P_{d1_n} := V_f \cdot I_{favg_n} + (I_{frms_n})^2 R_d$$

$$\text{From Datasheet:} \quad V_r := V_{inom} - V_{onom} \quad I_r := 0.00015A$$

$$P_{d2} := V_r \cdot I_r \cdot (1 - D) = 0.001W$$

$V_f_n :=$

0.02V
0.46V
0.5V
0.58V
0.61V
0.64V
0.66V
0.68V
0.7V
0.71V
0.73V

Assume: $t_{fr} := 500\text{ns}$ $V_{fp} := 10\text{V}$

$$P_{d3_n} := 0.4 \left(V_{fp} - V_f \right) \cdot t_{fr} \cdot I_{favg_n} \cdot F_s$$

$$P_{dtot_n} := P_{d1_n} + P_{d2} + P_{d3_n}$$

Inductor Loss Calculation

$$I_{Lrms_n} := I_{o_n} \cdot \sqrt{1 + \frac{1}{3} \cdot \left(\frac{\Delta I_L}{2 \cdot I_{o_n}} \right)^2}$$

$$P_{Lo_n} := \left(I_{Lrms_n} \right)^2 \cdot R_{Lo}$$

Capacitor Loss Calculation

Assume: $ESR := 150\text{m}\Omega$

$$I_{crms} := \frac{\Delta I_L}{2\sqrt{3}} = 0.035\text{A}$$


$$P_c := I_{crms}^2 \cdot ESR$$

Total Loss Calculation

$$P_{total_n} := P_{mostot_n} + P_{dtot_n} + P_{Lo_n} + P_c$$

$$P_{o_n} := V_{onom} \cdot I_{o_n}$$

$$\text{Efficiency} ==> \eta_n := \frac{P_{o_n}}{P_{o_n} + P_{total_n}}$$



Another Example

DESIGN EXAMPLE: BUCK REGULATOR

The following example illustrates the design of an ideal Buck Regulator in Continuous Conduction Mode which is maintained down to 10% of the full load current of 5A

Given Parameters

Input Voltage $V_{in} := 48V$

Output Voltage $V_o := 12V$

Switching Frequency $f_s := 100kHz$ Hence $T_s := \frac{1}{f_s}$

Full Load Current $I_{omax} := 10A$

Percent minload-CCM $ccm := 10\%$

Output Vpp-ripple $\Delta V_o := 10 \cdot 10^{-3}V$

Parameter dan Design Calculations

The ideal ON-time of the switch $ton := \frac{V_o}{V_{in}} \cdot T_s$ $ton = 2.5 \times 10^{-6} s$

Minimum Output Current while still maintaining CCM

$$I_{\text{omin}} := \text{ccm} \cdot I_{\text{omax}} \quad I_{\text{omin}} = 1 \text{ A}$$

Determine the Critical Inductance

$$L_c := \frac{V_{\text{in}} - V_o}{2 \cdot I_{\text{omin}}} \cdot \text{ton} \quad L_c = 4.5 \times 10^{-5} \text{ H}$$

Choose a bigger inductor (say 10% bigger) $L := 1.1 \cdot L_c$ $L = 4.95 \times 10^{-5} \text{ H}$

With the chosen Inductor, the minimum output current can now be recomputed

$$I_{\text{omin}} := \frac{V_{\text{in}} - V_o}{2 \cdot L} \cdot \text{ton} \quad I_{\text{omin}} = 0.909 \text{ A}$$

Next we will determine $I_{L\text{min}}$ and $I_{L\text{max}}$ at Full load

Initial Guesses for $I_{L\text{min}}$ and $I_{L\text{max}}$

$$I_{L\text{min}} := 1 \text{ A} \quad I_{L\text{max}} := 1 \text{ A}$$

Given TWO equations in terms of $I_{L\text{min}}$ and $I_{L\text{max}}$

Given

$$\frac{I_{L\text{max}} + I_{L\text{min}}}{2} = I_{\text{omax}}$$

$$I_{L\text{max}} - I_{L\text{min}} = \frac{V_{\text{in}} - V_o}{L} \cdot \text{ton}$$

$$\begin{pmatrix} I_{Lmin} \\ I_{Lmax} \end{pmatrix} := \text{find}(I_{Lmin}, I_{Lmax})$$

Hence, at **FULL** load

$$I_{Lmin} = 9.091A \quad I_{Lmax} = 10.909A$$

$$\Delta I_L := I_{Lmax} - I_{Lmin} \quad \Delta I_L = 1.818A$$

Next we will determine I_{Lmin} and I_{Lmax} at Minimum load

$$\text{Initial Guesses for } I_{Lmin} \text{ and } I_{Lmax} \quad I_{Lmin1} := 1A \quad I_{Lmax1} := 1A$$

Given TWO equations in terms of I_{Lmin} and I_{Lmax}

Given

$$\frac{I_{Lmax1} + I_{Lmin1}}{2} = I_{omin}$$

$$I_{Lmax1} - I_{Lmin1} = \frac{V_{in} - V_o}{L} \cdot t_{on}$$

$$\begin{pmatrix} I_{Lmin1} \\ I_{Lmax1} \end{pmatrix} := \text{Find}(I_{Lmin1}, I_{Lmax1})$$

Hence, at MINIMUM load

$$I_{L\min 1} = 0 \text{ A}$$

$$I_{L\max 1} = 1.818 \text{ A}$$

$$\Delta I_{L1} := I_{L\max 1} - I_{L\min 1}$$

$$\Delta I_{L1} = 1.818 \text{ A}$$

Finding Output Capacitor Value

Compute approximate value of ESR $ESR := \frac{\Delta V_o}{\Delta I_L}$ $ESR = 5.5 \times 10^{-3} \Omega$

Assume we will be using Electrolytic Capacitor whose $ESR \cdot C = 65 \mu\text{s}$

$$C_o := \frac{65 \cdot 10^{-6} \text{ s}}{ESR}$$

$$C_o = 0.012 \text{ F}$$

Choose next standard value of the capacitor $C_o := 15 \cdot 10^{-3} \text{ F}$

Recalculate ESR with the chosen capacitor

$$\text{ESR} := \frac{65 \cdot 10^{-6} \text{ s}}{C_o}$$
$$\text{ESR} = 4.333 \times 10^{-3} \Omega$$

Ripple due to Capacitor charge and discharge

$$\Delta V_c := \frac{\Delta I_L \cdot T_s}{8C_o}$$
$$\Delta V_c = 1.515 \times 10^{-4} \text{ V}$$

Ripple due to Capacitor's ESR

$$\Delta V_{\text{esr}} := \Delta I_L \cdot \text{ESR}$$
$$\Delta V_{\text{esr}} = 7.879 \times 10^{-3} \text{ V}$$

Total Ripple

$$\Delta V_{\text{tot}} := \Delta V_c + \Delta V_{\text{esr}}$$
$$\Delta V_{\text{tot}} = 8.03 \times 10^{-3} \text{ V}$$

STOP! Check to see if ΔV_{tot} meets the RIPPLE requirement

Next we compute RMS capacitor current

Equation of IL during ON time $IL1(t) := IL_{min} + \frac{\Delta IL}{t_{on}} \cdot t$

Equation of IL during OFF time $IL2(t) := IL_{max} + \frac{-\Delta IL}{T_s - t_{on}} \cdot t$

$$I_{crms} := \sqrt{\frac{1}{T_s} \cdot \left[\int_{0s}^{t_{on}} (IL1(t) - I_{omax})^2 dt + \int_{t_{on}}^{T_s} (IL2(t) - I_{omax})^2 dt \right]}$$



$$I_{crms} = 0.742A$$



Power Loss in the Capacitor




$$P_{cap} := I_{crms}^2 ESR \quad P_{cap} = 2.388 \times 10^{-3} W$$

PARAMETERS:

Vref = 2.5
 Vo = 12
 ratio = {Vref/Vo}
 Rtop = 10k
 mult = 0.992
 percentload = 10







Efficiency Improvement



- Ways to improve converter's efficiency:
 - MOSFET
 - Low R_{dson} for High Duty Cycle
 - Low Gate Charge for Low Duty Cycle
 - Paralleling for High Current
 - Schottky Diode
 - Low forward drop
 - Short recovery time
 - Inductor
 - Multiple parallel winding such as Bifilar (two windings), Trifilar (three windings)

Efficiency Improvement

- Capacitors
 - Low ESR
 - Paralleling caps (increasing capacitance while reducing ESRs)
- Lower inductor current ripple
 - Reduce rms loss (inductor and output capacitor)
 - Increase switching frequency or inductance
 - Switching loss and real-estate trade off
- Lower gate drive voltage
- Use of Synchronous MOSFET in place of diode, especially for low voltage and high current output


Synchronous Rectification

- Replaces freewheeling schottky with MOSFET
- Especially beneficial on low duty cycle and high current applications
- Due to required dead time and slow MOSFET's body diode, a Schottky is connected across the Synchronous MOSFET
- MOSFET + Schottky = FETKY combo such as IRF7326D2




Soft-Switching

- Prevents hard-switching or the overlapping of switch's voltage and current during turn-on and turn-off transitions
 - switching losses which is proportional to switching frequency
- Use of resonant circuit to shape switch voltage and/or current waveforms to inherently go to zero at which switching transition is initiated → zero switching loss




Soft-Switching

- Quasi-resonant buck topologies such as Zero-Voltage and Zero Current Resonant Switch Buck converter
- Needs constant-on or constant-off controllers such as UC1865 - UC1868, UC1861 – UC1864, MC34067 and MC33067, TDA4605-3, TDA4605-2




Soft-Switching

- Zero-Current Resonant Switch Buck
 - Turns switch OFF at zero current



- Zero-Voltage Resonant Switch Buck
 - Turns switch ON at zero voltage



PWM Controller

- Current Mode Controller will be used due to many of its advantages
 - Easy Compensation
 - With voltage-mode, the sharp phase drop after the filter resonant frequency requires a type III compensator to stabilize the system
 - Current-mode control looks like a single-pole system, since the inductor has been controlled by the current loop
 - Improves the phase margin, makes the converter much easier to control
 - A type 2 compensator is adequate, greatly simplifies the design process
 - With voltage-mode control, crossover has to be well above the resonant frequency, or the filter will ring.
 - CCM and DCM Operation
 - It is not possible to design a compensator with voltage-mode that can provide good performance in both CCM and DCM
 - With current-mode, crossing the boundary between the two types of operation is not a problem
 - Having optimal response in both modes is a major advantage, allowing the power stage to operate much more efficiently
 - Line Rejection
 - Closing the current loop gives a lot of attenuation of input noise
 - Even with only a moderate gain in the voltage feedback loop, the attenuation of input ripple is usually adequate with current-mode control
 - With voltage-mode control, far more gain (or feed forward) is needed in the main feedback loop to achieve the same performance

PWM Controller

- For the sake of example, we'll use UC184x or MIC38HC4x family



UC1842/3/4/5
UC2842/3/4/5
UC3842/3/4/5

Current Mode PWM Controller

FEATURES

- Optimized For Off-line And DC To DC Converters
- Low Start Up Current (<1mA)
- Automatic Feed Forward Compensation
- Pulse-by-pulse Current Limiting
- Enhanced Load Response Characteristics
- Under-voltage Lockout With Hysteresis
- Double Pulse Suppression
- High Current Totem Pole Output
- Internally Trimmed Bandgap Reference
- 500kHz Operation
- Low Ro Error Amp


DESCRIPTION

The UC1842/3/4/5 family of control ICs provides the necessary features to implement off-line or DC to DC fixed frequency current mode control schemes with a minimal external parts count. Internally implemented circuits include under-voltage lockout featuring start up current less than 1mA, a precision reference trimmed for accuracy at the error amp input, logic to insure latched operation, a PWM comparator which also provides current limit control, and a totem pole output stage designed to source or sink high peak current. The output stage, suitable for driving N Channel MOSFETs, is low in the off state.

Differences between members of this family are the under-voltage lockout thresholds and maximum duty cycle ranges. The UC1842 and UC1844 have UVLO thresholds of 16V (on) and 10V (off), ideally suited to off-line applications. The corresponding thresholds for the UC1843 and UC1845 are 8.4V and 7.6V. The UC1842 and UC1843 can operate to duty cycles approaching 100%. A range of zero to 50% is obtained by the UC1844 and UC1845 by the addition of an internal toggle flip flop which blanks the output off every other clock cycle.


PWM Controller

BLOCK DIAGRAM



PWM Controller


- Selecting Timing Resistor and Timing Capacitor
 - Maximum Duty Cycle and Switching Frequency have to be determined first
 - Percent Dead time would then be computed from D_{max}
 - Using % Dead time along with Switching Frequency, we can then use plots provided in the data sheet to determine the required timing capacitor and timing resistor
- Example: Let's say that D_{max} was calculated to be 70% or 0.7. Add safety factor to D_{max} . Say 10% such that $D_{max}' = 0.8$



- The dead time is therefore = $100\% - 80\% = 20\%$
- If switching frequency used is 80 kHz, then the value for % dead time along with switching frequency can be used to determine the required Timing Capacitor
- This is done by using the plot provided in the data sheet.

PWM Controller



- From plot, 80 kHz intersects the 20% dead time at approximately Timing Capacitor value of 10 nF.
- Next, the timing resistor is found from the plot which is also provided in the data sheet



PWM Controller


- Plot shows that 80kHz intersects the timing capacitor plot for 10 nF at timing resistance approximately equals to 2k Ω
- So, in order to provide the 20% dead time at 80 kHz switching frequency, the timing components are: $C_T = 10$ nF and $R_T = 2$ k Ω

Oscillator Frequency Configuration




PWM Controller

- Feedback Compensation
 - As a start, typically a small capacitor is placed on ZF (such as 2200 pF) for feedback compensation
 - Once a prototype is built, the feedback compensation will be investigated to give the desired gain and phase margin and stability (over wide range of load)
 - Involves decision of whether to use type I, II, or III error amplifier



PWM Controller



PWM Controller

- Steps for selecting components in Type 2
 - Choose cross-over frequency F_{cross} to be around 1/3 of switching frequency F_{switch}
 - The required pole frequency F_{p0} that yields the desired crossover frequency of the open loop gain (where H_0 is dc gain of the plant)

$$F_{p0} = \frac{F_{cross}}{H_0}$$

- Calculate capacitor C_1 where R_1 should have been selected when setting the voltage divider


$$C_1 = \frac{1}{2\pi R_1 F_{p0}}$$

- Calculate R_2 using the previously calculated C_1 and the output pole of the plant F_p

$$R_2 = \frac{1}{2\pi C_1 F_p}$$


- Calculate capacitor C_3 where F_{esr} is the location of the ESR zero

$$C_3 = \frac{1}{2\pi ESR \cdot F_{esr}}$$



PWM Controller

- Current Sensing Resistor
 - Need to calculate power rating of the sensing resistor. This involves calculating worst case I_{rms} through the sensing resistor, and then compute $P = (I_{rms})^2 \cdot R_{sense}$
 - A low pass RC filter circuit is also needed to eliminate leading spike on the pulse voltage resulted from current being sensed
 - Ensure that voltage out of the filter is less than 1V (for this controller). If not, then reduce the value of R_{sense}



Peak Current (I_s) is Determined By The Formula
$$I_{SMAX} \cdot \frac{1.0V}{R_S}$$

Layout Considerations

- Keep trace inductance low (preferably by reducing length, not increasing width) for the critical path (switch and diode paths)
 - Noise spikes may appear in input and output, and to the controller chip
 - Avoid using a current probe (a loop of wire) for diode and switch due to additional inductance it will produce
- Provision of good Input decoupling since input capacitor is in the critical path
 - Besides the usual bulk capacitor, also put a small ceramic capacitor at the supply end to ground, and another one close to the switch to ground
- Provision of good decoupling with a small ceramic capacitor between input and ground pins
- Try using shielded inductor, and position the inductor away from the controller and feedback trace
- In multi-layer boards, dedicate one layer for ground
- Keep the feedback trace as short as possible to minimize noise pickup and place it away from noise sources

Multiphase

- The technique used mainly in very low voltage and high power applications such as processors
 - Next-generation networking ASICs and processors require multiple lower voltages, higher currents, faster dynamic response, greater efficiency and power management solutions that reside close to the load
 - To meet the need of increasing power density through higher efficiencies and higher operating frequencies
- A novel power architecture, multiphasing topologies, is emerging to contend with tomorrow's power requirements
- High-density applications with lower power levels are usually managed with 2-phase solutions, whereas higher power levels can require up to 4-phase solutions



Multiphase

- Multiphasing address 5 key parameters in power conversion
 - Efficiency: The best power efficiency is achieved by converting a voltage in a single stage, rather than double conversion.
 - For example, assume you want to convert 48V to 1.2V at 100W using a 2-phase forward converter
 - In a 2-phase conversion, current is split equally in the two phases. The FET on-losses are $I^2 \times R$, which equates to a 50% reduction in on-losses
 - Lower peak currents provide lower turn-on and turn-off losses, resulting in lower switching losses
 - Lower turn-on and switching losses provide overall greater efficiency
 - Input/output ripple reduction: Multiphasing PWM controllers increases switching frequency. The resulting frequency is equivalent to the PWM clock frequency times the number of phases. Higher operating frequency equates to less input/output capacitance and smaller input/output inductors





Multiphase

- Fast dynamic response. Improved dynamic response is the result of smaller output inductors allowing for fast response to current changes combined with higher operating frequency, equal to clock frequency times the number of phases, which allows for higher crossover.
- Ease of manufacturability: Next-generation designs demand smaller form factors and automated assembly, eschewing hand soldering of large transformers, inductors and capacitors.
- Better thermal management: Thermal management is critical at these new power densities. The challenge is even higher with the emergence of modules operating in extended temperature range. With multiphasing techniques, you spread the heat evenly over the whole converter, avoiding hot spots and improving converter reliability



Multiphase





Multiphase





Two-Phase vs. 1 Buck



Two-Phase vs. 1 Buck



Two-Phase vs. 1 Buck



Power Electronics Lab at Cal Poly State University

- 6 Instructional Lab Benches, 2 Project/Thesis Benches
- For further information, contact Power Electronics Lab Coordinator, Dr. Taufik at taufik@calpoly.edu

