Chapter 1

From Zero to One

Copyright © 2013 Elsevier Inc. All rights reserved.



Figure 1.1 Levels of abstraction for an electronic computing system (Image by Euroarms Italia. <u>www.euroarms.net</u> · 2006.)



Figure 1.2 Flintlock rifle with a close-up view of the lock



Figure 1.3 Babbage's Analytical Engine, under construction at the time of his death in 1871

(image courtesy of Science Museum/Science and Society Picture Library)

$9742_{10} = 9 \times 10^{3} + 7 \times 10^{2} + 4 \times 10^{1} + 2 \times 10^{0}$ $\underset{\text{thousands}}{\text{nine}} \qquad \underset{\text{hundreds}}{\text{seven}} \qquad \underset{\text{tens}}{\text{four}} \qquad \underset{\text{ones}}{\text{two}}$

Figure 1.4 Representation of a decimal number

$10110_{2} = 1 \times 2^{4} + 0 \times 2^{3} + 1 \times 2^{2} + 1 \times 2^{1} + 0 \times 2^{0} = 22_{10}$ one no eight one no one

Figure 1.5 Conversion of a binary number to decimal

$2ED_{16} = 2 \times 16^{2} + E \times 16^{1} + D \times 16^{0} = 749_{10}$ two two hundred sixteens ones

Figure 1.6 Conversion of a hexadecimal number to decimal



Figure 1.7 Least and most significant bits and bytes

	11	<- carries→		11
	4277			1011
+	5499		+	0011
	9776		22	1110
(a)			(b)	

Figure 1.8 Addition examples showing carries: (a) decimal (b) binary

111 0111 + 0101 1100

Figure 1.9 Binary addition example

11 1 1101 + 0101 10010

Figure 1.10 Binary addition example with overflow



Figure 1.11 Number line and 4-bit binary encodings



Figure 1.12 NOT gate



Figure 1.13 Buffer



Figure 1.14 AND gate



Figure 1.15 OR gate



Figure 1.16 More two-input logic gates



Figure 1.17 XNOR gate

Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	1

Figure 1.18 XNOR truth table



Figure 1.19 Three-input NOR gate

Α	В	С	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Figure 1.20 Three-input NOR truth table



Figure 1.21 Four-input AND gate

Α	С	В	D	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1

Figure 1.22 Four-input AND truth table



Figure 1.23 Logic levels and noise margins



Figure 1.24 Inverter circuit



Figure 1.25 DC transfer characteristics and logic levels



Figure 1.26 Silicon lattice and dopant atoms



Figure 1.27 The p-n junction diode structure and symbol



Figure 1.28 Capacitor symbol



Figure 1.29 nMOS and pMOS transistors



Figure 1.30 nMOS transistor operation



Figure 1.31 Switch models of MOSFETs



Figure 1.32 NOT gate schematic



Figure 1.33 Two-input NAND gate schematic



Figure 1.34 General form of an inverting logic gate



Figure 1.35 Three-input NAND gate schematic



Figure 1.36 Two-input NOR gate schematic



Figure 1.37 Two-input AND gate schematic

EN В EN

Figure 1.38 Transmission gate



Figure 1.39 Generic pseudo-nMOS gate



Figure 1.40 Pseudo-nMOS four-input NOR gate



Figure 1.41 Three-input majority gate



Figure 1.42 Three-input AND-OR gate



Figure 1.43 Three-input OR-AND-INVERT gate









Figure 1.46 DC transfer characteristics



Figure 1.47 Ben's buffer DC transfer characteristics











Figure 1.50 Mystery schematic



Figure 1.51 Mystery schematic



Figure 1.52 RTL NOT gate







Figure M 03a



Figure M 03b















UNN Figure 1