


# **Approaches to minimize Printed Circuit Board (PCB) warpage in Board Assembly Process to improve SMT Yield**

***Initiative Leaders: Srini  
Aravamudhan & Chris Combs, Intel;  
iNEMI Staff: Haley Fu***



# The Project Development Process - 5 Steps




# Project Proposal

## The Starting Point

# Background

PCB with thickness  $\leq 40$  mils (1.0mm) are driving higher PCB warpage in board assembly process leading to lower assembly yields and higher rework for some components

- SMT yield depends on many factors including package warpage, PCB warpage, SMT materials, process, etc.



**Uncontrolled PCB Warpage leads to Print and SMT defects**

# Problem Statement


- PCB warpage at room temperature and elevated temperature impacts board assembly
  - Lack of industry specification for PCB warpage at room temperature and elevated temperature
- IPC-A-610E specification for incoming PCB warpage is not sufficient to address PCB warpage at elevated assembly reflow temperature
  - Bow and twist should not exceed 0.75% for surface mount board application as per IPC-TM-650
- Need to identify factors and guidelines to minimize PCB warpage during the SMT assembly process

# Proposed Mitigation to Problems

- Guidelines for PCB design on
  - Copper balancing across PCB layers
  - Outtrigger - Board area copper balancing
  - Outtrigger tab size and placement
  - PCB location impact within panel during PCB fabrication
- Guidelines on Reflow pallet design
  - Design features
  - Pallet materials
- Other uncovered factors / solutions to minimize PCB warpage in SMT assembly process




# Potential Mitigation Paths for PCB Design Guidelines




Layer	Outrigger (%)	Board (%)	Board+Outrigger (%)	Layer	Outrigger (%)	Board (%)	Board+Outrigger (%)
Top	85.52	66.00	64.03	Top	72.50	64.88	67.82
L2	32.24	76.00	56.71	L2	67.63	76.29	72.95
L3	32.38	81.00	59.30	L3	67.54	81.06	75.85
L4	33.74	64.00	50.47	L4	68.56	65.02	66.39
L5	33.88	87.00	61.99	L5	33.81	86.89	66.41
L6	33.74	69.00	52.02	L6	67.73	69.38	68.75
L7	32.38	83.00	59.58	L7	33.95	82.71	63.89
L8	32.24	74.00	55.04	L8	66.91	74.92	71.83
L9	32.38	78.00	56.93	L9	66.77	78.12	73.74
Bottom	85.52	75.00	68.84	Bottom	68.37	74.46	72.11

DOE Leg	Board Copper	Outrigger Copper
1:1	67 to 91%	67 to 91%
+10%	67 to 91%	77 to 87%
-10%	67 to 91%	57 to 81%
-20%	67 to 91%	47 to 71%
-30%	67 to 91%	37 to 61%



- Unbalanced copper ratio between outrigger and board area leads to varying rates of thermal expansion in reflow and drives warpage in PCB
- Recommend for each layer that the outrigger copper content to be 1:1 or greater (100-120%) of the single board image to minimize panel warpage

# Potential Mitigation Paths for Reflow Pallet Design Guidelines



- Thermal mismatch ( $\Delta T$ ) across the PCB due to the Pallet design (overlap heatsink effect) is the primary factor that drives panel warpage post 1<sup>st</sup> pass reflow
- Pallet material also plays a role in warpage reduction



# Project Proposal

## Objective:

- To identify factors that influences PCB warpage and solutions to mitigate the warpage in the SMT assembly process
- Scope
  - PCB Design factors
    - Thickness  $\leq 1.0\text{mm}$
    - Multi-up PCB with outrigger design
    - OSP surface finish
    - Outrigger tab size and location
  - PCB fabrication process
    - Location of PCB in manufacturing panel
    - Other PCB fabrication processes and factors
  - Equipment/tooling
    - HVM reflow pallet design features
    - Reflow pallet material (Aluminum vs. Composite)
    - Reflow oven and PCB support options
  - Other factors identified through the project...

# Proposed Steps

Step #	Description	Expected Outputs
1	As a group brainstorm to identify and prioritize factors that influences PCB warpage	<ul style="list-style-type: none"> <li>▪ Prioritized list of factors to study and characterize the impact to PCB warpage (examples shown below)</li> </ul>
2	Identification of PCB design & fabrication factors for evaluation	<ul style="list-style-type: none"> <li>▪ Identify factors and DOEs for evaluation</li> <li>▪ Align on metrology to measure warpage</li> <li>▪ Alignment on PCB design &amp; fabrication guidelines to be evaluated</li> </ul>
3	Identification of reflow pallet and board support factors for evaluation	<ul style="list-style-type: none"> <li>▪ Identify factors and DOEs for evaluation</li> <li>▪ Align on metrology to measure warpage</li> <li>▪ Alignment on Reflow pallet design &amp; board support to be evaluated</li> </ul>
4	PCB design & fabrication guidelines evaluation	<ul style="list-style-type: none"> <li>▪ Determine the impact of PCB design &amp; fabrication guidelines to PCB warpage and validate the guidelines</li> <li>▪ Finalize PCB design &amp; fabrication guidelines to minimize warpage at Room Temp and High Temp</li> </ul>
5	Reflow pallet design & board support guidelines evaluation	<ul style="list-style-type: none"> <li>▪ Determine the impact of Reflow pallet design &amp; board support guidelines to PCB warpage and validate the guidelines</li> <li>▪ Finalize Reflow pallet design &amp; support guidelines to minimize warpage at Room Temp and High Temp</li> </ul>
6	Publish Final Report	<ul style="list-style-type: none"> <li>▪ Completed report on all project outputs</li> </ul>

**[www.inemi.org](http://www.inemi.org)**

**Haley Fu**  
**[haley.fu@inemi.org](mailto:haley.fu@inemi.org)**

